Mehdi Modarressi

Associate Professor,
School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran.

Email: modarressi@ut.ac.ir
Tel: +98 (21) 61115056, Fax: +98 (21) 88013199
Web: http://ece.ut.ac.ir/en/~modarressi

Education

- Ph.D. in Computer Engineering, Sharif University of Technology, Tehran, Iran (2006-2011)
- M.Sc. in Computer Engineering, Sharif University of Technology, Tehran, Iran (2003-2005)
- B.Sc. in Computer Engineering, Amirkabir University of Technology, Tehran, Iran (1999-2003)

Professional Experience

- Founder and Director, Intelligent Architectures for Computing Systems (Former: Systems- and Networks-on-Chip) Research Laboratory, School of ECE, University of Tehran, Iran (2012-Now)
- Coordinator of the Summer Internship Program, School of ECE, College of Engineering, University of Tehran (2016-Now)

Research Visits and International Collaborations

- Coordinator of the Erasmus+ Student/Staff mobility program between University of Tehran and Tallinn University of Technology (Estonia), (2022-2025)
- Project manager, *Energy-Efficient Hardware for Deep Learning-based Image Processing*, (funded by Stiftelsen för internationalisering av högre utbildning), Mälardalen University (MDU), Sweden, (Feb. 2019-Dec. 2019)
- Visiting Researcher (funded by DAAD), Technical University of Dresden, Germany (Jul. 2019-Sep. 2019).
- Visiting PhD student, PARSA Laboratory, École Polytechnique Fédérale de Lausanne (EPFL), Switzerland, (Jan. 2010-Sept. 2010).

Professional Services

- Track Chair, Embedded Neuromorphic Computing Systems, 12th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2018 and 2019.
- Guest Editor, Elsevier Journal of System Architecture, Special Issue on Networks-on-Chip, 2014.
- TPC Member:
  - Euromicro Conference on Parallel, Distributed, Network-based Computing (OCPNBS)(2013-now)
  - IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (2016 -2018)
  - ACM workshop on Many-core- Embedded Systems (2015-17)
  - IEEE Conference on Computer Architecture & Digital Systems (2013-now)
  - Euromicro Conference on Digital system Design (2018-now)
  - Workshop on Hardware and Software Implementation and Control of Distributed MEMS (2010-2011)
  - International Conference on High Performance Computing & Simulation (2014-2016)
  - The CSI Symposium on Real-Time and Embedded Systems and Technologies (2015-now)
  - The CSI computer Conference (2012-now)

- Workshop organizer, *CloudSuite: a benchmark suite for cloud services*, in the CSI Computer Conference, Iran, 2012.
- Workshop organizer, *Edge AI*, TalTech, Estonia, 2019.

Courses

- Graduate:
  - Interconnection Networks
  - Embedded Artificial Intelligence
- Undergraduate:
  - Computer-Aided Design of Digital Systems
  - Real-Time Embedded Systems
  - Research Methods and Presentation Skills
- Past Courses:
  - Chip Multiprocessors, Microprocessors and Interfacing, Hardware Description Languages (Guest Lecturer at Sharif University of Technology), Hardware-Software Co-design (Guest Lecturer at Sharif University of Technology), Digital System Design (Guest Lecturer at Sharif University of Technology), Microprocessors (Guest Lecturer at Sharif University of Technology)

Awards

Best Paper Awards

- P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad, "NOC Characteristics of Cloud Applications", in The 19th International Symposium on Computer Architecture and Digital Systems (CADS), Iran, 2017.
- A.Seyedolhosseini, N. Masoumi, M. Modarressi, and N. Karimian, "Illumination Control of Smart Indoor Lighting Systems with Multiple Zones", Smart Grid Conference (SGC), Iran, 2018.

Other

- Ranked second (Silver Medal), ACM Student Research Competition (ACM SRC), Austria (in conjunction with PACT'10 conference), 2010.

Publications

Book

1. M. Daneshtalab, M. Modarressi, Hardware Architectures for Deep Learning, IET publishers, UK, 2020. IET link)(Amazon link)

Book Chapters

2. M. Sadrosadati, A. Mirhosseini, N. Akbarzadeh, M. Modarressi, H. Sarbazi-Azad, "Chapter 1: Traffic-load-aware virtual channel power-gating in network-on-chips", Advances in Computers (Power-Efficient Network-on-Chips: Design and Evaluation), Elsevier, Volume 124, 2022.
3. M. Modarressi, S. H. SeyyedAghaei Rezaei, "Chapter 7: Power-efficient network-on-chip design by partial topology reconfiguration", Advances in Computers (Power-Efficient Network-on-Chips: Design and Evaluation), Elsevier, Volume 124, 2022.
4. M. Modarressi, H Sarbazi-Azad, "Chapter 4: Topology Specialization for Networks-on-Chip in the Dark Silicon Era", Advances in Computers: Dark Silicon and Future of On-chip Systems, Elsevier, Volume 112, 2018.
5. M. Modarressi, H Sarbazi-Azad, "Chapter 1: A Reconfigurable On-Chip Interconnection Network for Large Multicore Systems", Large-scale Network-centric Distributed Systems, John Wiley & Sons, NJ, USA, 2014.
6. R. Jabbarvand, M. Modarressi, H. Sarbazi-Azad, "Chapter 4: Fault-Tolerant Routing Algorithms in Networks on-Chip", Routing Algorithms in Networks-on-Chip, Springer, 2014.

7. M. Modarressi, H Sarbazi-Azad, “Chapter 13: A High-Performance and Low-Power Reconfigurable Network-on-Chip Architecture”, Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication, IGI Global Pubs, 2010.
8. R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, “Chapter 16: A novel de Bruijn based mesh topology for Networks-on-Chip”, VLSI Design, IN-TECH Publishers, Austria, 2011. (ISBN 978-3-902613-50-9)
9. R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, “Chapter 5: Shuffle-Exchange Mesh Topology for Networks-on-Chip”, Parallel and Distributed Computing, IN-TECH Publishers, Austria, 2011. (ISBN: 978-3-902613-45-5)

Journal Papers

10. P. Z. Moghaddam, M Modarressi, M.A. Sadeghi, “NU-Class Net: A Novel Deep Learning-based Approach for Video Quality Enhancement,” in Elsevier Journal of Engineering Applications of Artificial Intelligence, 2025.
11. S. H. SeyyedAghaei Rezaei, P. Z. Moghaddam and M. Modarressi, "Smart Memory: Deep Learning Acceleration In 3D-Stacked Memories," in IEEE Computer Architecture Letters, 2023.
12. A. Firuzan, M. Modarressi, M. Reshadi, A. Khademzadeh, “Reconfigurable Network-on-Chip based Convolutional Neural Network Accelerator”, Elsevier Journal of Systems Architecture, 2022.
13. A. Ghanbari, M. Modarressi, “Energy-efficient acceleration of convolutional neural networks using computation reuse”, Elsevier Journal of Systems Architecture, 2022.
14. A. Seyedolhosseini, M. Modarressi, N. Masoumi, N. Karimian, “Efficient photodetector placement for daylight-responsive smart indoor lighting control systems”, Elsevier Journal of Building Engineering, 2021.
15. H. Mahdiani, A. Khadem, A. Ghanbari, M. Modarressi, F. Fattahi-Bayat and M. Daneshtalab, “ΔNN: Power-Efficient Neural Network Acceleration Using Differential Weights,” IEEE Micro, 2020.
16. S. H. Seyyedaghaei Rezaei, M. Modarressi, R. Ausavarungnirun, M. Sadrosadati, O. Mutlu, M. Daneshtalab, “NOM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories”, IEEE Computer Architecture Letters, 2020.
17. A. Seyedolhosseini, N. Masoumi, M. Modarressi, and N. Karimian, “Daylight adaptive smart indoor lighting control method using artificial neural networks”, Elsevier Journal of Building Engineering, 2019.
18. M. Bakhshalipour, P. Lotfi-Kamran, A. Mazloumi, M. Naderan-Tahan, M. Modarressi, and H. Sarbazi-Azad, “Fast Data Delivery for Many-Core Processors,” in IEEE Transactions on Computers, 2018.
19. M. Sadrosadati, A. Mirhosseini, M. Modarressi, H. Sarbazi-Azad, “BARAN: Bimodal Adaptive Reconfigurable-Allocator Network-on-Chip,” ACM Transactions on Parallel Computing, 2018.
20. M. Keramati, M. Modarressi, and S. H. Seyedaghaei Rezaei. “Thermal management in 3d networks-on-chip using dynamic link sharing,” Elsevier Microprocessors and Microsystems, 2017.
21. R. Hojabrossadati, M. Modarressi, A. Yasoubi, M. Daneshtalab, and A. Khounsari. “Customizing Clos Network-on-Chip for Neural Networks.” IEEE Transactions on Computers, 2017.
22. A. Yasoubi, R. Hojabr, M. Modarressi, “Power-Efficient Accelerator Design for Neural Networks using Computation Reuse”, IEEE Computer Architecture Letters, 2017.
23. P. Mehrvarzy, M. Modarressi, H Sarbazi-Azad, “Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology”, Elsevier Journal of Microprocessors and Microsystems, 2016.
24. P. Lotfi-kamran, M. Modarressi, H. Sarbazi-Azad, “An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors”, IEEE Transactions on Computers, 2015.
25. S. H. Seyyedaghaei, A. Mazloumi, M. Modarressi, P. Lotfi-Kamran, “Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip”, IEEE Computer Architecture Letters, 2016.
26. M. Modarressi, H. Sarbazi-Azad, “Leveraging Dark Silicon to Optimize Networks-on-Chip Topology”, Springer Journal of Supercomputing, 2015.
27. F. Pakdamana, A. Mazloumia, M. Modarressi, “Integrated circuit-packet switching NoC with efficient circuit setup mechanism”, Springer Journal of Supercomputing, 2015.
28. M. Modarressi, N. Teimouri, H. Sarbzai-Azad, “Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths”, Elsevier Integration, the VLSI Journal, 2015.
29. M. Modarressi, M. Asadinia, H. Sarbazi-Azad, “Using Task Migration to Improve Non-contiguous Processor Allocation in NoC-based CMPs”, Elsevier Journal of System Architecture, 2013.
30. M. Asadinia, M. Modarressi, H. Sarbazi-Azad, “New Non-contiguous Processor Allocation Algorithm in Mesh-based CMPs Using Virtual Point-to-point Links”, IET Computers and Digital Techniques 2012.
31. R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, “The 2D digraph-based NoCs: attractive alternatives to the 2D mesh NoCs”, The Journal of Supercomputing, 2012.

32. R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, “The 2D SEM: a novel high-performance and low-power mesh-based topology for networks-on-chip”, International Journal of Parallel, Emergent, and Distributed Systems, 2010.
33. M. Modarressi, A. Tavakkol, H. Sarbazi-Azad, “Application-Aware Topology Reconfiguration for On-Chip Networks”, IEEE Transactions on Very Large Scale Integrated Circuits, 2011.
34. M. Modarressi, A. Tavakkol, H. Sarbazi-Azad, “Virtual Point-to-Point Connections in NoCs”, IEEE Transactions on Computer-Aided Design for Integrated Circuits and Systems, 2010.

Conference Papers

35. Mahdi Mohammadi-nasab,Mahboube Fakhire, Mostafa E. Salehi, Mehdi Modarressi, “MLBERT: Multi-Level Fully Binarized BERT,” International Conference on Innovative Engineering Sciences & Technological Research, 2024.
36. M. Khodarahmi, M. Modarressi, A. Elahi and F. Pakdaman, "ReMove: Leveraging Motion Estimation for Computation Reuse in CNN-Based Video Processing," 5th International Symposium on Cyber-Physical Systems (**CPSAT**), 2024.
37. A. Elahi, A. Falahati, F. Pakdaman, M. Modarressi and M. Gabbouj, "NCOD: Near-Optimum Video Compression for Object Detection," IEEE International Symposium on Circuits and Systems (**ISCAS**), Monterey, 2023.
38. A. M. Bidgoli, S. Fattahi, S. H. S. Rezaei, M. Modarressi and M. Daneshtalab, "NeuroPIM: Felxible Neural Accelerator for Processing-in-Memory Architectures," 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (**DDECS**), Tallinn, Estonia, 2023.
39. N. Neda, S. Ullah, A. Ghanbari, H. Mahdiani, M. Modarressi and A. Kumar, “Multi-Precision Deep Neural Network Acceleration on FPGAs,” 27th Asia and South Pacific Design Automation Conference (**ASP-DAC**), 2022.
40. B. Dabiri, M. Modarressi and M. Daneshtalab, “Network-on-ReRAM for Scalable Processing-in-Memory Architecture Design,” 24th Euromicro Conference on Digital System Design (**DSD**), 2021.
41. V. Geraeinejad, S. Sinaei, M. Modarressi and M. Daneshtalab, “RoCo-NAS: Robust and Compact Neural Architecture Search,” International Joint Conference on Neural Networks (**IJCNN**), 2021
42. A. Firuzan, M. Modarressi, M. Daneshtalab, M. Reshadi, “Reconfigurable Network-on-Chip for 3D Neural Network Accelerators,” IEEE/ACM International Symposium on Network-on-Chip (**NOCS**), Italy, 2018.
43. N. Akbari, M. Modarressi, M. Daneshtalab, M. Loni, “A Customized Processing-in-Memory Architecture for Biological Sequence Alignment,” 29th IEEE International Conference on Application-specific Systems, Architectures and Processors (**ASAP**), Italy, 2018.
44. A. Seyedolhosseini, N. Masoumi, M. Modarressi and N. Karimian, “Zone Based Control Methodology of Smart Indoor Lighting Systems Using Feedforward Neural Networks,” 9th International Symposium on Telecommunications (**IST**), 2018
45. A. Seyedolhosseini, N. Masoumi, M. Modarressi and N. Karimian, “Design and Implementation of Efficient Smart Lighting Control System with Learning Capability for Dynamic Indoor Applications,” 9th International Symposium on Telecommunications (**IST**), 2018
46. A. Seyedolhosseini, N. Masoumi, M. Modarressi and N. Karimian, “Illumination Control of Smart Indoor Lighting Systems Consists of Multiple Zones,” Smart Grid Conference (**SGC**), 2018,
47. P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad, “NOC Characteristics of Cloud Applications”, The 19th International Symposium on Computer Architecture and Digital Systems (**CADS**), Iran, 2017. (Best Paper Award)
48. E. Momenzadeh, M. Modarressi, A. Mazloumi, and M. Dneshtalab “Parallel Forwarding for Efficient Bandwidth Utilization in Networks-on-Chip”, 30th Conference on Architecture of Computing Systems (**ARC**), Austria, 2017.
49. N. Akbari, M. Modarressi. “A High-Performance Network-on-Chip Topology for Neuromorphic Architectures”, 15th IEEE International Conference on Embedded and Ubiquitous Computing (**EUC**), China, 2017.
50. B. Dabiri, S. H. Seyedaghaei Rezaei, and M. Modarressi, “Low-power Parallel Data Processing Using Computation Reuse”, 7th International Conference on Information Communication and Management, Russia, 2017.
51. A. Seyedolhosseini, N. Masoumi, and M. Modarressi, “Performance Improvement of ZigBee Networks in Coexistence of Wi-Fi Signals”, 7th International Conference on Information Communication and Management, Russia, 2017.
52. P. Lotfi-Kamran, M. Modarressi, H. Sarbazi-Azad, “Near-Ideal Networks-on-Chip for Servers”, The 23rd IEEE Symposium on High Performance Computer Architecture (**HPCA**), USA, 2017.
53. M. Azimi, M. Modarressi, “Proactive Network-on-Chip Path Setup for Message Passing Programs”, Euromicro Conference on Digital System Design (**DSD**), Cyprus, 2016.

54. M. Modarressi, A. Yasoubi, Ma. Modarressi, “Low-Power Online ECG Analysis Using Neural Networks”, Euromicro Conference on Digital System Design (**DSD**), Cyprus, 2016.
55. A. Rezaei, M. Daneshtalab, D. Zhao, M. Modarressi, “SAMi: Self-Aware Migration Approach for Congestion Reduction in NoC-based MCSoC”, 29th IEEE International System-on-Chip Conference (**SOCC**), USA, 2016.
56. S. Sayardoost Tabrizi, I. Soltani Mohammadi, A. Mazloumi, M. Modarressi, “High Performance Hybrid-switched Network-on-Chip Using Shortcut Paths”, 24th Iranian Conference on Electrical Engineering (**ICEE**), Iran, 2016.
57. S. H. Seyyedaghaei Rezaei, M. Modarressi, S. Roshanisefat, M. Daneshtalab, “A Three-Dimensional Networks-on-Chip Architecture with Dynamic Buffer Sharing”, EuroMicro **PDP** Conference, Greece, 2016.
58. S. H. Seyyedaghaei Rezaei, M. Modarressi, R. Yazdani, M. Daneshtalab, “Fault-Tolerant 3-D Network-on-Chip Design using Dynamic Link Sharing”, the Conference on Design, Automation and Test in Europe (**DATE**'16), Germany, 2016.
59. M. Modarressi, F. Faghih, M. Modarressi, “Hardware Accelerator Protein Sequencing Applications on Reconfigurable Networks-on-Chip”, the 13th. East-West Design and Test Symposium (**EWDTS**), Georgia, 2015.
60. M. Faryabi, H. Dorosti, M. Modarressi and S. M. Fakhraei, “Process Variation-Aware Approximation for Efficient Timing Management of Digital Circuits”, the 13th. East-West Design and Test Symposium (**EWDTS**), Georgia, 2015.
61. A. Yasoubi, R. Hojabr, H. Takshi, M. Modarressi, M. Daneshtalab, “CuPAN-High Throughput On-chip Interconnection for Neural Networks”, International Conference of Neural Information Processing (**ICONIP**), 2015.
62. A Firuzan, M Modarressi, M Daneshtalab, “A Reconfigurable Network-on-Chip for Efficient Implementation of Neural Networks”, 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (**ReCoSoC**), Germany, 2015.
63. H. Mirhosseini, M. Sadrosadati, A. Fakhrzadehgany, M. Modarressi, and H. Sarbazi-Azad, “An Energy-Efficient Virtual Channel Power-Gating Mechanism for on-Chip Networks”, the Conference on Design, Automation and Test in Europe (**DATE**'15), France, 2015.
64. A. Mazloumi, M. Modarressi, “A Hybrid Packet/Circuit-switched Router to Accelerate Memory Access in NoC-based Chip Multiprocessors”, Design, Automation and Test in Europe (**DATE**'15), France, 2015.
65. M. Zaeemi, M. Modarressi, “An FPGA-Like Ultra Low-Power Network-On-Chip for Multicore Embedded Systems”, in the 11th. **FPGAWORLD** Conference, Denmark, 2014.
66. M. Modarressi, H. Sarbazi-Azad, “A Reconfigurable NoC Topology for the Dark Silicon Era”, the 11th. **FPGAWORLD** Conference, Denmark, 2014.
67. M. Modarressi, H. Sarbazi-Azad, “A reconfigurable network-on-chip architecture for heterogeneous CMPs in the dark-silicon era”, 25th IEEE International Conference on Application-specific Systems, Architectures and Processors (**ASAP**'14), Switzerland, 2014.
68. N. Teimouri, M. Modarressi, H. Sarbazi-Azad, “Power and Performance-efficient Partial-circuits in Packet-switched Networks-on-Chip”, EuroMicro **PDP**, Ireland, 2013.
69. M. Modarressi, S.H. Nikounia, A. Jahangir, “Low-power arithmetic unit for DSP applications”, International Symposium on System on Chip (**SoC**), Finland, 2011.
70. M. Modarressi, H. Sarbazi-Azad, “Reconfigurable Cluster-based Networks-on-Chip for Application-specific MPSoCs”, 23rd IEEE International Conference on Application-specific Systems, Architectures and Processors (**ASAP**'12), Netherlands, 2012.
71. Y. Asgarieh, M. Khabbazian, M. Modarressi, H. Sarbazi-Azad, “A Game Theoretical Thermal - Aware Run - Time Task Synchronization Method for Multiprocessor Systems - on - Chip”, Euromicro Conference on Digital System Design (**DSD**), Turkey, 2012.
72. R. Jabbarvand, M. Modarressi, H. Sarbazi-Azad, “A Reconfigurable Fault-Tolerant Routing Algorithm to Optimize the Network-on-Chip Performance and Latency in Presence of Intermittent and Permanent Faults”, The 29th. International Conference on Computer Design (**ICCD**'11), USA, 2011.
73. M. Asadinai, M. Modarressi, A. Tavakkol, H. Sarbazi-Azad, “Supporting Non-contiguous Processor Allocation in CMPs Using Virtual Point-to-point Links”, Design Automation and Test in Europe Conference (**DATE**'11), France, 2011.
74. N. Teimouri, M. Modarressi, H. Sarbazi-Azad: Energy-Optimized On-Chip Networks Using Reconfigurable Shortcut Paths, the 23rd. Conference of Architectures for Computing Systems (**ARCS**'11), Italy, 2011.
75. M. Modarressi, H. Sarbazi-Azad, A. Tavakkol, “An Efficient Dynamically Reconfigurable On-chip Network Architecture”, Design Automation conferecne (**DAC**'10), USA, 2010.

76. M. Asefi, M. Modarressi, H. Sarbazi-Azad, "A Load-balanced Routing Scheme for NoCs", Workshop on MEMS (**DMEMS**'10), France, 2010.
77. S. Sahhaf, M. Modarressi, H. Sarbazi-Azad, "A Novel SDM-based On-chip Communication Mechanism", The Fourth European Conference of Modern Information and Communication Technologies (**ECUMICT'10**), Belgium, 2010.
78. M. Modarressi, H. Sarbazi-Azad, A. Tavakkol, "Low-power and High-Performance On-Chip Communication Using Virtual Point-to-Point Connections", The IEEE/ACM International Symposium on Network-on-Chip (**NOCS**'09), USA, 2009.
79. M. Modarressi, H. Sarbazi-Azad, M. Arjomand, "An SDM-Based Hybrid Packet-Circuit-Switched On-Chip Network", Design, Automation, and Test in Europe Conference (**DATE**'09), France, Apr.2009.
80. R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "The 2D DBM: An Attractive Alternative to the Simple 2D Mesh Topology for On-Chip Networks", the 26th. International Conference on Computer Design (**ICCD**'08), USA, 2008.
81. R. Sabbaghi, M. Modarressi, H. Sarbazi-Azad, "A Novel High-Performance and Low-Power Mesh-Based NoC", the 7th. IPDPS Workshop on Performance Modeling, Evaluation, and Optimization of Ubiquitous Computing and Networked Systems (**IPDPS'08 PMEO**), USA, 2008.
82. M. Modarressi, H. Sarbazi-Azad, "Virtual Point-to-Point Links in Packet-Switched NoCs", IEEE International Symposium on VLSI (**ISVLSI**), 2008.
83. M. Modarressi, H. Sarbazi-Azad, "Power-Aware Mapping for Reconfigurable NoC Architectures", The 25th. International Conference on Computer Design (**ICCD**'07), USA, 2007.
84. S. Hessabi, M. Modarressi, M. Goudarzi, H. Javan-Hemmat, "A Table-Based Application-Specific Prefetch Engine for Object-Oriented Embedded Systems", International Conference on Embedded Computing Systems: Architectures, Modeling, and Simulation (**IC-SAMOS** VI), Greece, 2006.
85. M. Modarressi, S. Hessabi, M. Goudarzi, "A Reconfigurable Cache Architecture for Object-Oriented Application-Specific Processors", Canadian Conference on Electrical and Computer Engineering (**CCECE**'06), Canada, 2006.
86. M. Modarressi, H. Javan-Hemmat, S.G. Miremadi, S. Hessabi, M. Najafvand, M. Goudarzi, M. Mohamadzadeh, "A Fault-Tolerant Approach to Embedded-System Design Using Software Standby Sparing", The 11th. International CSI Computer Conference (**CSICC**'06), Iran, 2006.
87. M. Modarressi, S. Hessabi, M. Goudarzi, "A Data Prefetching Mechanism for Object-Oriented Embedded Systems Using Run-Time Profiling", The Third IEEE Symposium on Electronic Design, Test, and Applications (**DELTA**'06), Malaysia, 2006.
88. M. Modarresi, H. Sarbazi-Azad, "Parallel 3-Dimensional DCT Computation on k-Ary n-Cubes ", The 8th International Conference on High Performance Computing in Asia Pacific Region (**HPC-Asia** 2005), China, 2005.
89. M. Modarressi, M. Goudarzi, S. Hessabi: Application-Specific Hardware-Driven Prefetching to Improve Data Cache Performance. Asia-Pacific Computer Systems Architecture Conference (**ACSAC**'05) Singapore, 2005.

Other

90. M. Daneshtalab, P. Liljeberg, M. Modarressi, and L. Soreas, Editorial, Special issue on network-based many-core embedded systems, Elsevier Journal of System Architecture, 2013.
91. M. Modarressi, "High-performance and Low-power Reconfigurable NoC Topology", DATE'09 PhD Forum, France, 2009.
92. M. Modarressi, "An Efficient Dynamically Reconfigurable On-chip Network Architecture", ACM Student Research Competition at PACT (ACM SRC), Austria, 2010. (Silver Medal)